View W9825G6JH-5_7369564.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

w9825g6jh 4 m ? ? publication release date: dec. 2 4 , 2013 - 1 - revision a0 7 table of contents - 1. general description ................................ ................................ ................................ ......... 3 2. features ................................ ................................ ................................ ................................ . 3 3. order information ................................ ................................ ................................ ............. 4 4. pin configuration ................................ ................................ ................................ ............... 5 5. pin description ................................ ................................ ................................ ..................... 6 6. block diagram ................................ ................................ ................................ ...................... 7 7. functional descripti on ................................ ................................ ................................ .... 8 7.1 power up and initialization ................................ ................................ ............................. 8 7.2 programming mode register ................................ ................................ .......................... 8 7.3 bank activate command ................................ ................................ ................................ 8 7.4 read and write access modes ................................ ................................ ...................... 8 7.5 burst read command ................................ ................................ ................................ .... 9 7.6 burst write command ................................ ................................ ................................ .... 9 7.7 read interrupted by a read ................................ ................................ ........................... 9 7.8 read interrupted by a write ................................ ................................ ............................ 9 7.9 write interrupted by a write ................................ ................................ ............................ 9 7.10 write interrupted by a read ................................ ................................ ............................ 9 7.11 burst stop command ................................ ................................ ................................ ..... 9 7.12 addre ssing sequence of sequential mode ................................ ................................ .. 10 7.13 addressing sequence of interleave mode ................................ ................................ .... 10 7.14 auto - precharge command ................................ ................................ ........................... 11 7.15 precharge command ................................ ................................ ................................ .... 11 7.16 self refresh command ................................ ................................ ................................ 11 7.17 power down mode ................................ ................................ ................................ ....... 12 7.18 no oper ation command ................................ ................................ ............................... 12 7.19 deselect command ................................ ................................ ................................ ...... 12 7.20 clock suspend mode ................................ ................................ ................................ .... 12 8. opera tion mode ................................ ................................ ................................ ................. 13 9. electrical character istics ................................ ................................ ......................... 14 9.1 absolute maximum ratings ................................ ................................ .......................... 14 9.2 recommended dc operating conditions ................................ ................................ .... 14
w9825g6jh publication release date: dec. 2 4 , 2013 - 2 - revision a0 7 9.3 capacitance ................................ ................................ ................................ .................. 14 9.4 dc characteristics ................................ ................................ ................................ ........ 15 9.5 ac characteristics and operating condition ................................ ................................ 16 10. timing waveforms ................................ ................................ ................................ ............. 18 10.1 command input timing ................................ ................................ ................................ 18 10.2 read timing ................................ ................................ ................................ .................. 19 10.3 control timing of input/output data ................................ ................................ ............. 20 10.4 mode register set cycle ................................ ................................ .............................. 21 11. operating timing exa mple ................................ ................................ ............................. 22 11.1 interleaved bank read (burst length = 4, cas latency = 3) ................................ ...... 22 11.2 interleaved bank read (burst length = 4, cas latency = 3, auto - precharge) ........... 2 3 11.3 interleaved ban k read (burst length = 8, cas latency = 3) ................................ ...... 24 11.4 interleaved bank read (burst length = 8, cas latency = 3, auto - precharge) ........... 25 11.5 interleaved bank write (burst length = 8) ................................ ................................ ... 26 11.6 interleaved bank write (burst length = 8, auto - precharge) ................................ ........ 27 11.7 page mode read (burst length = 4, cas latency = 3) ................................ ............... 28 11.8 page mode read / write (burst length = 8, cas latency = 3) ................................ ... 29 11.9 auto - precharge read (burst length = 4, cas latency = 3) ................................ ........ 30 11.10 auto - precharge write (burst length = 4) ................................ ................................ .... 31 11.11 auto refresh cycle ................................ ................................ ................................ ..... 32 11.12 se lf refresh cycle ................................ ................................ ................................ ....... 33 11.13 burst read and single write (burst length = 4, cas latency = 3) ............................ 34 11.14 power down mode ................................ ................................ ................................ ...... 35 11.15 auto - precharge timing (read cycle) ................................ ................................ .......... 36 11.16 auto - precharge timing (write cycle) ................................ ................................ .......... 37 11.17 timing chart of read to write cycle ................................ ................................ ........... 38 11.18 timing chart of write to read cycle ................................ ................................ ........... 38 11.19 timing chart of burst stop cycle (burst stop command) ................................ .......... 39 11.20 timing chart of burst stop cycle (precharge command) ................................ .......... 39 11.21 cke/dqm input timing (write cycle) ................................ ................................ ......... 40 11.22 cke/dqm input timing (read cycle) ................................ ................................ ......... 41 12. package specificatio n ................................ ................................ ................................ .... 42 13. revision history ................................ ................................ ................................ ................ 43
w9825g6jh publication release date: dec. 2 4 , 2013 - 3 - revision a0 7 1. general description w9825g6jh is a high - speed synchronous dynamic random access memory (sdram), organized as 4m words ? 4 banks ? 16 bits. w9825g6jh delivers a data bandwidth of up to 200 m words per second ( - 5 ). to fully comply with the personal computer industrial standard, w9825g6jh is sorted into the following speed grades: - 5 , - 5i, - 6 , - 6i , - 6a, - 6k, - 6l, - 75 and 75 l . the - 5 / - 5i grade parts are compliant to the 200 m h z/cl3 specification ( t he - 5 i industrial grade , which is guaranteed to support - 40 c t a 85 c ) . the - 6 grade parts is compliant to the 1 66 mhz/cl3 or 133mhz/cl2 specification . the - 6 i / - 6a/ - 6k/ - 6l grade parts are compliant to the 1 66 mhz/cl3 specification ( t he - 6i industrial grade , - 6a automotive grade which is guaranteed to support - 40 c t a 85 c ). the - 6k automotive grade, if offered, has two simultaneous requirements: ambient temperature (t a ) surrounding the device cannot be less than - 40c or greater than +105c, and the case temperature (t case ) cannot be less than - 40c or greater than +105c . t he - 75 /75l is compliant to the 133 mhz /cl3 specification . the - 6l and 75l parts support s elf r efre sh c urrent i dd6 max. 1.5 ma. accesses to the sdram are burst oriented. consecutive memory location in one page can be accessed at a burst length of 1, 2, 4, 8 or full page when a bank and row is selected by an active command. column addresses are automatic ally generated by the sdram internal counter in burst operation. random column read is also possible by providing its address at each clock cycle. the multiple bank nature enables interleaving among internal banks to hide the precharging time. by having a programmable mode register, the system can change burst length, latency cycle, interleave or sequential burst to maximize its performance. w9825g6jh is ideal for main memory in high performance applications. 2. features ? 3.3v 0.3v power supply ? up to 200 mhz clock frequency ? 4,194,304 words ? 4 banks ? 16 bits organization ? self refresh mode: standard and low power ? cas latency: 2 and 3 ? burst length: 1, 2, 4, 8 and full page ? burst read, single writes mode ? byte data controlled by ldqm, udqm ? power d own mode ? auto - precharge and controlled precharge ? 8k refresh cycles/64 ms , @ - 40 c t a / t case 85 c ? 8k refresh cycles/ 16 ms , @ 85 c < t a / t case 10 5 c ? interface: lvttl ? packaged in tsop ii 54 - pin, 400 mil - 0.80 , using lead free materials with rohs compliant * not support self refresh function with t a / t case > 85c
w9825g6jh publication release date: dec. 2 4 , 2013 - 4 - revision a0 7 3. order information part number speed grade self refresh current (max) operating temperatur e w9825g6jh - 5 200mhz /cl 3 2 ma 0 c ~ 70 c w9825g6jh - 5i 200mhz /cl 3 2 ma - 40 c ~ 85 c w9825g6jh - 6 166mhz /cl 3 or 133mhz/cl2 2 ma 0 c ~ 70 c w9825g6jh - 6i 166mhz /cl 3 2 ma - 40 c ~ 85 c w9825g6jh - 6a 166mhz /cl 3 2 ma - 40 c ~ 85 c w9825g6jh - 6k 166mhz /cl 3 5 ma - 40 c ~ 105 c w9825g6jh - 6l 166mhz /cl 3 1.5 ma 0 c ~ 70 c w9825g6jh - 75 133mhz /cl3 2 ma 0 c ~ 70 c w9825g6jh75 l 133mhz /cl3 1.5 ma 0 c ~ 70 c
w9825g6jh publication release date: dec. 2 4 , 2013 - 5 - revision a0 7 4. pin configuration v ss dq 15 v ssq dq 14 dq 13 v ddq dq 12 dq 11 v ssq dq 10 dq 9 v ddq dq 8 v ss nc udqm clk cke a 12 a 11 a 9 a 8 a 7 a 6 a 5 a 4 v ss 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 v dd dq 0 dq 1 dq 2 v ssq dq 3 dq 4 v ddq dq 5 dq 6 v ssq dq 7 v dd ldqm bs 0 bs 1 a 10 / ap a 0 a 1 a 2 a 3 v dd cs ras cas we v ddq
w9825g6jh publication release date: dec. 2 4 , 2013 - 6 - revision a0 7 5. p in description pin number pin name function description 23 ? 26, 22, 29 ? 36 a0 ? a12 address a0 ? a8multiplexed pins for row and column address. row address: a0 ? a12. column address: a0 ? a8. 20, 21 bs0, bs1 bank select select bank to activate during row address latch time, or bank to read/write during address latch time. 2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 47, 48, 50, 51, 53 dq0 ? dq1 5 data input/output multiplexed pins for data output and input. 19 chip select disable or enable the command decoder. when command decoder is disabled, new command is ignored and previous operation continues. 18 row address strobe command input. when sampled at the rising edge of the clock, , and defin e the operation to be executed. 17 column address strobe referred to 16 write enable referred to 15, 39 ldqm, udqm input/output mask the output buffer is placed at hi - z(with latency of 2) when dqm is sampled high in read cycle. in write cycle, sampling dqm high will block the write operation with zero latency. 38 clk clock inputs system clock used to sample inputs on the rising edge of clock. 37 cke clock enable cke controls the clock activation and deactivation. when cke is low, power down mode, suspend mode, or self refresh mode is entered. 1, 14, 27 v dd power (+3.3v) power for input buffers and logic circuit inside dram. 28, 41, 54 v ss ground ground for input buffers and logic circuit inside dram. 3, 9, 43, 49 v dd q power (+3.3v) for i/o buffer separated power from v dd , to improve dq noise immunity. 6, 12, 46, 52 v ss q ground for i/o buffer separated ground from v ss , to improve dq noise immunity. 40 nc no connection no connectio n. cs ras cas we we
w9825g6jh publication release date: dec. 2 4 , 2013 - 7 - revision a0 7 6. block diagram dq0 dq15 ldqm udqm clk cke cs ras cas we a10 a0 a9 a11 a12 bs0 bs1 clock buffer command decoder address buffer refresh counter column counter control signal generator mode register column decoder sense amplifier cell array bank #2 column decoder sense amplifier cell array bank #0 column decoder sense amplifier cell array bank #3 data control circuit dq buffer column decoder sense amplifier cell array bank #1 note: the cell array configuration is 8192 * 512 * 16. row decoder row decoder row decoder row decoder
w9825g6jh publication release date: dec. 2 4 , 2013 - 8 - revision a0 7 7. f unctional d escription 7.1 power up and initialization the default power up state of the mode register is unspecified. the following power up and initialization sequence need to be followed to guarantee the device being preconditioned to each user specific needs. during power up, all v dd and v dd q pins must be ramp up simultaneously to the specified voltage when the input signals are held in the nop state. the power up voltage must not exceed v dd + 0.3v on any of the input pins or v dd supplies. after power up, an initial pause of 200 s is requi red followed by a precharge of all banks using the precharge command. to prevent data contention on the dq bus during power up, it is required that the dqm and cke pins be held high during the initial pause period. once all banks have been precharged, the mode register set command must be issued to initialize the mode register. an additional eight auto refresh cycles (cbr) are also required before or after programming the mode register to ensure proper subsequent operation. 7.2 programming mode register after i nitial power up, the mode register set command must be issued for proper device operation. all banks must be in a precharged state and cke must be high at least one cycle before the mode register set command can be issued. the mode register set command is activated by the low signals of , , and at the positive edge of the clock. the address input data during this cycle defines the parameters to be set as shown in the m ode register operation table. a new command may be issued following the mode register set command once a delay equal to t rsc has elapsed. please refer to the next page for mode register set cycle and operation table. 7.3 bank activate command the bank activate command must be applied before any read or write operation can be executed. the operation is similar to ras activate in edo dram. the delay from when the bank activate command is applied to when the first read or write operation can begin must not be less than the ras to cas delay time (t rcd ). once a bank has been activated it must be precharged before another bank activate command can be issued to the same bank. the minimum time interval between successive bank activate commands to the sa me bank is determined by the ras cycle time of the device (t rc ). the minimum time interval between interleaved bank activate commands (bank a to bank b and vice versa) is the bank to bank delay time (t rrd ). the maximum time that each bank can be held activ e is specified as t ras (max). 7.4 read and write access modes after a bank has been activated , a read or write cycle can be followed. this is accomplished by setting high and low at the clock rising edge after min imum of t rcd delay. pin voltage level defines whether the access cycle is a read operation ( high), or a write operation ( low). the address inputs determine the starting column address. re ading or writing to a different row within an activated bank requires the bank be precharged and a new bank activate command be issued. when more than one bank is activated, interleaved bank read or write operations are possible. by using the programmed bu rst length and alternating the access and precharge operations between multiple banks, seamless data access operation among many different pages can be realized. read or write commands can also be issued to the same bank or between active banks on every cl ock cycle. ras cas cs we
w9825g6jh publication release date: dec. 2 4 , 2013 - 9 - revision a0 7 7.5 burst read command the burst read command is initiated by applying logic low level to and while holding and high at the rising edge of the clock. the add ress inputs determine the starting column address for the burst. the mode register sets type of burst (sequential or interleave) and the burst length (1, 2, 4, 8 and full page) during the mode register set up cycle. table 2 and 3 in the next page explain t he address sequence of interleave mode and sequential mode. 7.6 burst write command the burst write command is initiated by applying logic low level to , and while holding high at the rising edge of the clock. the address inputs determine the starting column address. data for the first burst write cycle must be applied on the dq pins on the same clock cycle that the write command is issued. the remaining data inputs must be supplied on each subsequent rising clock edge until the burst length is completed. data supplied to the dq pins after burst finishes will be ignored. 7.7 read interrupted by a read a burst read may be interrupted by another read command. when the previous b urst is interrupted, the remaining addresses are overridden by the new read address with the full burst length. the data from the first read command continues to appear on the outputs until the cas l atency from the interrupting read command the is satisfie d. 7.8 read interrupted by a write to interrupt a burst read with a write command, dqm may be needed to place the dqs (output drivers) in a high impedance state to avoid data contention on the dq bus. if a read command will issue data on the first and second clocks cycles of the write operation, dqm is needed to insure the dqs are tri - stated. after that point the write command will have control of the dq bus and dqm masking is no longer needed. 7.9 write interrupted by a write a burst write may be interrupted befo re completion of the burst by another write command. when the previous burst is interrupted, the remaining addresses are overridden by the new address and data will be written into the device until the programmed burst length is satisfied. 7.10 write interrupte d by a read a read command will interrupt a burst write operation on the same clock cycle that the read command is activated. the dqs must be in the high impedance state at least one cycle before the new read data appears on the outputs to avoid data conte ntion. when the read command is activated, any residual data from the burst write cycle will be ignored. 7.11 burst stop command a burst stop command may be used to terminate the existing burst operation but leave the bank open for future read or write commands to the same page of the active bank. the burst stop command is defined by having and high with and low at the rising edge of the clock. the data dqs go to a high i mpedance state after a delay which is equal to the cas latency in a burst read cycle interrupted by burst stop. ras cas cs we
w9825g6jh publication release date: dec. 2 4 , 2013 - 10 - revision a0 7 7.12 addressing sequence of sequential mode a column access is performed by increasing the address from the column address which is input to the devi ce. the disturb address is varied by the burst length as shown in table 2 . table 2 address sequence of sequential mode d ata access address burst length data 0 n bl = 2 (disturb address is a0) data 1 n + 1 no address carry from a0 to a1 data 2 n + 2 bl = 4 (disturb addresses are a0 and a1) data 3 n + 3 no address carry from a1 to a2 data 4 n + 4 data 5 n + 5 bl = 8 (disturb addresses are a0, a1 and a2) data 6 n + 6 no address carry from a2 to a3 data 7 n + 7 7.13 addressing sequence of interleave mode a column access is started in the input column address and is performed by inverting the address bit in the sequence shown in table 3. table 3 address sequence of interleave mode d ata access address burst length data 0 a8 a7 a6 a5 a4 a3 a2 a1 a0 bl = 2 data 1 a8 a7 a6 a5 a4 a3 a2 a1 data 2 a8 a7 a6 a5 a4 a3 a2 a0 bl = 4 data 3 a8 a7 a6 a5 a4 a3 a2 data 4 a8 a7 a6 a5 a4 a3 a1 a0 bl = 8 data 5 a8 a7 a6 a5 a4 a3 a1 data 6 a8 a7 a6 a5 a4 a3 a0 data 7 a8 a7 a6 a5 a4 a3 a0 a1 a2 a2
w9825g6jh publication release date: dec. 2 4 , 2013 - 11 - revision a0 7 7.14 auto - precharge command if a10 is set to high when the read or write command is issued, then the auto - precharge function is entered. during auto - precharge, a read command will execute as normal with the exception that the active bank will begin to precharg e automatically before all burst read cycles have been completed. regardless of burst length, it will begin a certain number of clocks prior to the end of the scheduled burst cycle. the number of clocks is determined by cas l atency. a read or write command with auto - precharge can not be interrupted before the entire burst operation is completed. therefore, use of a read, write, or precharge command is prohibited during a read or write cycle with auto - precharge. once the precharge operation has started, the bank cannot be reactivated until the precharge time (t rp ) has been satisfied. issue of auto - pecharge command is illegal if the burst is set to full page length. if a10 is high when a write command is issued, the write with auto - pecharge function is initiat ed. the sdram automatically enters the precharge operation two clock delay from the last burst write cycle. this delay is referred to as write t wr . the bank undergoing auto - precharge can not be reactivated until t wr and t rp are satisfied. this is referred to as t dal , data - in to active delay (t dal = t wr + t rp ). when using the auto - precharge command, the interval between the bank activate command and the beginning of the internal precharge operation must satisfy t ras (min). 7.15 precharge command the precharge com mand is used to precharge or close a bank that has been activated. the precharge command is entered when , and are low and is high at the rising edge of the clock. t he precharge command can be used to precharge each bank separately or all banks simultaneously. three address bits a10, bs0 and bs1 are used to define which bank(s) is to be precharged when the command is issued. after the precharge command is issued, the precharged bank must be reactivated before a new read or write access can be executed. the delay between the precharge command and the activate command must be greater than or equal to the precharge time (t rp ). 7.16 self refresh command the self refresh command is defined by having , , and cke held low with high at the rising edge of the clock. all banks must be idle prior to issuing the self refresh command. once the command is registered, cke must be held low to keep the device in self refresh mode. when the sdram has entered self refresh mode all of the e xternal control signals, except cke, are disabled. the clock is internally disabled during self refresh operation to save power. the device will exit self refresh operation after cke is returned high. any subsequent commands can be issued after t xsr from t he end of self refresh c ommand . if, during normal operation, auto refresh cycles are issued in bursts (as opposed to being evenly distributed), a burst of 8,192 auto refresh cycles should be completed just prior to entering and just after exiting the self refresh mode. ras cas cs we
w9825g6jh publication release date: dec. 2 4 , 2013 - 12 - revision a0 7 7.17 power down mode the power down mode is initiated by holding cke low. all of the receiver circuits except cke are gated off to reduce the power. the power down mode does not perform any refresh operations, therefore the device can not remain in power down mode longer than the refresh period (t ref ) of the device. the power down mode is exited by bringing cke high. when cke goes high, a no operation command is required on the next rising clock edge, depending on t ck . the input buffers need to be enabled with cke held high for a period equal to t cks (min) + t ck (min). 7.18 no operation command the no operation command should be used in cases when the sdram is in a idle or a wait state to prevent the sdram from registering any unwanted commands between operations. a no operation command is registered when is low with , and held high at the rising edge of the clock. a no operation command will not terminate a previ ous operation that is still executing, such as a burst read or write cycle. 7.19 deselect command the deselect command performs the same function as a no operation command. deselect command occurs when is brought high, the , and signals become don't cares. 7.20 clock suspend mode during normal access mode, cke must be held high enabling the clock. when cke is registered low while at least one of the banks is activ e, clock suspend mode is entered. the clock suspend mode deactivates the internal clock and suspends any clocked operation that was currently being executed. there is a one clock delay between the registration of cke low and the time at which the sdram ope ration suspends. while in clock suspend mode, the sdram ignores any new commands that are issued. the clock suspend mode is exited by bringing cke high. there is a one clock cycle delay from when cke returns high to whe n clock suspend mode is exited. ras cas cs we
w9825g6jh publication release date: dec. 2 4 , 2013 - 13 - revision a0 7 8. o peration m ode fully synchronous operations are performed to latch the commands at the positive edges of clk. table 1 shows the truth table for the operation commands. table 1 truth table (note (1) , (2)) c ommand d eice s tate cken - 1 cken dqm bs0, 1 a10 a0 ? a9 a11, a12 bank active idle h x x v v v l l h h bank precharge any h x x v l x l l h l precharge all any h x x x h x l l h l write active (3) h x x v l v l h l l write with auto - precharge active (3) h x x v h v l h l l read active (3) h x x v l v l h l h read with auto - precharge active (3) h x x v h v l h l h mode register set idle h x x v v v l l l l no - operation any h x x x x x l h h h burst stop active (4) h x x x x x l h h l device deselect any h x x x x x h x x x auto - refresh idle h h x x x x l l l h self - refresh entry idle h l x x x x l l l h self - refresh exit idle (s.r.) l l h h x x x x x x x x h l x h x h x x clock suspend mode entry active h l x x x x x x x x power down mode entry idle active (5) h h l l x x x x x x x x h l x h x h x x clock suspend mode exit active l h x x x x x x x x power down mode exit any (power d own) l l h h x x x x x x x x h l x h x h x x data write/output enable active h x l x x x x x x x data write/output disable active h x h x x x x x x x notes: (1) v = valid x = don't care l = low level h = high level (2) cken signal is input level when commands are provided. cken - 1 signal is the input level one clock cycle before the command is issued. (3) these are state of bank designated by bs0, bs1 signals. (4) device state is full page burst operation. (5) power down mode can not be entered in the burst cycle. when this command asserts in the burst cycle, device state is clock suspend mode. cs ras cas we
w9825g6jh publication release date: dec. 2 4 , 2013 - 14 - revision a0 7 9. electrical characteristics 9.1 a bsolute m aximum r atings p arameter s ymbol r ating u nit notes voltage on any pin relative to v ss v in, v out - 0. 5 ~ v dd + 0. 5 ( ? 4.6v max.) v 1 voltage on v dd /v ddq supply relative to v ss v dd , v ddq - 0. 5 ~ 4.6 v 1 operating temperature for - 5/ - 6/ - 6l/ - 75/75l t a 0 ~ 70 c 1 , 2 operating temperature for - 5i/ - 6i / - 6a t a - 4 0 ~ 85 c 1 , 2 operating temperature for - 6 k t a - 4 0 ~ 105 c 1, 2 operating temperature for - 6 k t case - 4 0 ~ 105 c 1, 3, 4, 5, 6 storage temperature t stg - 55 ~ 150 c 1 soldering temperature (10s) t solder 260 c 1 power dissipation p d 1 w 1 short circuit output current i out 50 ma 1 note s : 1. exposure to conditions beyond those listed under absolute maximum ratings may adversely affect the life and reliability of the device 2. operating ambient temperature is the surrounding temperature of the s dram . 3. operating case t emperature is the case surface temperature on the center/top side of the s dram 4. supporting - 4 0c t a / t case 85c with full ac and dc specifications . 5. supporting - 4 0c t a / t case 85c and being able to extend to 10 5c with extend a uto r efresh commands in frequency to a 16 m s period ( t ref = 1 .9 5 s ). 6. during operation, the dram operation temperature must be maintained between - 40 to 10 5c for a utomotive parts under all specification parameters. 9.2 recommended dc operating conditions p arameter s ym. m in . t yp . m ax . u nit power supply voltage v dd 3.0 3.3 3.6 v power supply voltage (for i/o buffer) v ddq 3.0 3.3 3.6 v input high voltage v ih 2.0 - v dd + 0.3 v input low voltage v il - 0.3 - 0.8 v not e : v ih (max) = v dd /v dd q +1. 5 v for pulse width 5 ns v il (min) = v ss /v ss q - 1. 5 v for pulse width 5 ns 9.3 capacitance (v dd = 3.3v 0.3v , f = 1 mhz, t a = 25 c ) p arameter s ym. m in . m ax . u nit input capacitance (a0 to a1 2 , bs0, bs1, , , , , ldqm, udqm, cke) c i - 3.8 pf input capacitance (clk) c clk - 3.5 pf input/output capacitance (dq0 ? dq15) c io - 6.5 pf note : these parameters are periodically sampled and not 100% tested. cs ras cas we
w9825g6jh publication release date: dec. 2 4 , 2013 - 15 - revision a0 7 9.4 dc characteristics ( v dd = 3.3v 0.3v , t a = 0 to 70 c for - 5/ - 6/ - 6l/ - 75 /75l , t a = - 40 to 85 c for - 5i/ - 6 i / - 6a , t a / t case = - 40 to 105 c for - 6 k ) p arameter s ym . - 5 / - 5i - 6 / - 6i / - 6a - 6 k - 6l - 7 5 7 5l unit notes m ax . m ax . m ax . m ax . m ax . m ax . operating current t ck = min., t rc = min. active precharge command cycling without burst operation 1 b ank operation i dd1 65 60 60 60 55 55 ma 3 standby current t ck = min., = v ih v ih/l = v ih (min.)/v il (max.) cke = v ih i dd2 30 25 25 25 20 20 3 bank: inactive state cke = v il (power down m ode) i dd2p 2 2 5 2 2 2 3 standby current clk = v il , = v ih v ih/l =v ih (min.)/v il (max.) cke = v ih i dd2s 12 12 12 12 12 12 b ank : inactive state cke = v il (power d own m ode) i dd2ps 2 2 5 2 2 2 no operating current t ck = min., = v ih (min) cke = v ih i dd 3 40 35 35 35 30 30 b ank : active state (4 b anks) cke = v il (power d own m ode) i dd3p 12 12 15 12 12 12 burst operating current t ck = min. read/ write command cycling i dd 4 85 80 80 80 75 75 3, 4 auto refresh current t ck = min. auto refresh command cycling i dd 5 80 75 75 75 70 70 3 self refresh current self refresh mode cke = 0.2v i dd 6 2 2 5 1.5 2 1.5 p arameter s ymbol m in . m ax . u nit n otes input leakage current (0v ? v in ? v dd , all other pins not under test = 0v) i i(l) - 5 5 a output leakage current (output disable, 0v ? v out ? v dd q ) i o(l) - 5 5 a lvttl output h level voltage (i out = - 2 ma ) v oh 2.4 - v lvttl output l level voltage (i out = 2 ma ) v ol - 0.4 v cs
w9825g6jh publication release date: dec. 2 4 , 2013 - 16 - revision a0 7 9.5 ac characteristics and operating condition (v dd = 3.3v 0.3v, t a = 0 to 70 c for - 5/ - 6/ - 6l/ - 75 /75l , t a = - 40 to 85 c for - 5i/ - 6i / - 6a , t a / t case = - 40 to 105 c for - 6k ) parameter sym. - 5 / - 5i - 6 - 6 i / - 6a/ - 6k/ - 6l - 7 5 /75l u nit notes m in . m ax . m in . m ax . m in . m ax . m in . m ax . ref/active to ref/active command period t rc 55 60 60 65 active to precharge command period t ras 4 0 100000 42 100000 42 100000 45 100000 ns active to read/write command delay time t rcd 1 5 15 18 20 read/write(a) to read/write(b) command period t ccd 1 1 1 1 t ck precharge to active command period t rp 1 5 1 5 18 20 ns active(a) to active(b) command period t rrd 2 2 2 2 t ck write recovery time cl* = 2 t wr 2 2 2 2 t ck cl* = 3 2 2 2 2 clk cycle time cl* = 2 t ck 10 1000 7.5 1000 10 1000 10 1000 cl* = 3 5 1000 6 1000 6 1000 7.5 1000 clk high level width t ch 2 2 2 2 .5 8 clk low level width t cl 2 2 2 2 .5 8 access time from clk cl* = 2 t ac 6 6 6 6 9 cl* = 3 5 5 5 5.4 output data hold time t oh 3 3 3 3 9 output data high impedance time cl* = 2 t hz 5 .4 5.4 5.4 6 7 cl* = 3 5 5.4 5.4 5.4 7 output data low impedance time t lz 0 0 0 0 9 power down mode entry time t sb 0 6 0 7 0 7 0 7 .5 ns transition time of clk (rise and fall) t t 1 1 1 1 data - in set - up time t ds 1.5 1.5 1.5 1.5 8 data - in hold time t dh 1.0 0.8 0. 8 1.0 8 address set - up time t as 1.5 1.5 1.5 1.5 8 address hold time t ah 1.0 0.8 0. 8 1.0 8 cke set - up time t cks 1.5 1.5 1.5 1.5 8 cke hold time t ckh 1.0 0.8 0. 8 1.0 8 command set - up time t cms 1.5 1.5 1.5 1.5 8 command hold time t cmh 1.0 0.8 0. 8 1.0 8 refresh time - 4 0c a / t case 85c ref 64 64 64 64 ms 85 c < t a / t case ref a* -- -- 16 -- mode register set cycle time t rsc 2 2 2 2 t ck exit self refresh to active command t xsr 70 72 72 75 ns * cl = cas latency * t ref a refresh time spec defined for - 6k grade, - 5/ - 5i/ - 6 / - 6i / - 6a / - 6l/ - 75 /75l grades 85 c < t a / t case 10 5c is not available.
w9825g6jh publication release date: dec. 2 4 , 2013 - 17 - revision a0 7 notes: 1. operation exceeds absolute maximum ratings may cause permanent damage to the devices. 2. all voltages are referenced to v ss . 3. these parameters depend on the cycle rate and listed values are measured at a cycle rate with the minimum values of t ck and t rc . 4. these parameters depend on the output loading conditions. specified values are obtained wit h output open. 5. power up sequence please refer to functional description section described before . 6. ac t est l oad diagram. 7. t hz defines the time at which the outputs achieve the open circuit condition and is not referenced to output level . 8. assumed input rise and fall time (t t ) = 1n s . if tr & tf is longer than 1n s , transient time compensation should be considered, i.e., [(tr + tf)/2 - 1]ns should be added to the parameter . 9. if clock rising time (t t ) is longer than 1ns, (t t /2 - 0.5)ns should be added to the parameter . 50 ohms 1.4 v ac test load z = 50 ohms output 30pf
w9825g6jh publication release date: dec. 2 4 , 2013 - 18 - revision a0 7 10. t iming w aveform s 10.1 command input timing c l k a 0 - a 1 2 b s 0 , 1 v i h v i l t c m h t c m s t c h t c l t t t t t c k s t c k h t c k h t c k s t c k s t c k h c s r a s c a s w e c k e t c m s t c m h t c m s t c m h t c m s t c m h t c m s t c m h t a s t a h t c k
w9825g6jh publication release date: dec. 2 4 , 2013 - 19 - revision a0 7 10.2 read timing r e a d c a s l a t e n c y t a c t l z t a c t o h t h z t o h b u r s t l e n g t h r e a d c o m m a n d c l k c s r a s c a s w e a 0 - a 1 2 b s 0 , 1 d q v a l i d d a t a - o u t v a l i d d a t a - o u t
w9825g6jh publication release date: dec. 2 4 , 2013 - 20 - revision a0 7 10.3 control timing of input/output data t c m h t c m s t c m h t c m s t d s t d h t d s t d h t d s t d h t d s t d h v a l i d d a t a - o u t v a l i d d a t a - o u t v a l i d d a t a - o u t v a l i d d a t a - i n v a l i d d a t a - i n v a l i d d a t a - i n v a l i d d a t a - i n t c k h t c k s t c k h t c k s t d s t d h t d s t d h t d h t d s t d s t d h v a l i d d a t a - i n v a l i d d a t a - i n v a l i d d a t a - i n v a l i d d a t a - i n t c m h t c m s t c m h t c m s t o h t a c t o h t a c t o h t h z o p e n t l z t a c t o h t a c t c k h t c k s t c k h t c k s t o h t a c t o h t a c t o h t a c t o h t a c v a l i d d a t a - o u t v a l i d d a t a - o u t v a l i d d a t a - o u t c l k d q m d q 0 ~ 1 5 ( w o r d m a s k ) ( c l o c k m a s k ) c l k c k e d q 0 ~ 1 5 c l k c o n t r o l t i m i n g o f i n p u t d a t a c o n t r o l t i m i n g o f o u t p u t d a t a ( o u t p u t e n a b l e ) ( c l o c k m a s k ) d q m d q 0 ~ 1 5 c k e c l k d q 0 ~ 1 5
w9825g6jh publication release date: dec. 2 4 , 2013 - 21 - revision a0 7 10.4 mode register set cycle a 0 a 3 a d d r e s s i n g m o d e 0 s e q u e n t i a l 1 i n t e r l e a v e a 0 a 9 s i n g l e w r i t e m o d e 0 b u r s t r e a d a n d b u r s t w r i t e 1 b u r s t r e a d a n d s i n g l e w r i t e a 0 a 2 a 1 a 0 a 0 0 0 0 a 0 0 0 1 a 0 0 1 0 a 0 0 1 1 a 0 1 0 0 a 0 1 0 1 a 0 1 1 0 a 0 1 1 1 b u r s t l e n g t h s e q u e n t i a l i n t e r l e a v e 1 1 2 2 4 4 8 8 r e s e r v e d r e s e r v e d f u l l p a g e c a s l a t e n c y r e s e r v e d r e s e r v e d 2 3 r e s e r v e d a 0 a 6 a 5 a 4 a 0 0 0 0 a 0 0 1 0 a 0 0 1 1 a 0 1 0 0 a 0 0 0 1 * " r e s e r v e d " s h o u l d s t a y " 0 " d u r i n g m r s c y c l e . t r s c t c m s t c m h t c m s t c m h t c m s t c m h t c m s t c m h t a s t a h c l k c s r a s c a s w e a 0 - a 1 2 b s 0 , 1 r e g i s t e r s e t d a t a n e x t c o m m a n d a 0 a 1 a 2 a 3 a 4 a 5 a 6 b u r s t l e n g t h a d d r e s s i n g m o d e c a s l a t e n c y ( t e s t m o d e ) a 8 a 0 a 7 a 9 a 0 w r i t e m o d e a 1 0 a 1 2 a 0 a 1 1 " 0 " " 0 " " 0 " " 0 " " 0 " r e s e r v e d b s 0 " 0 " r e s e r v e d b s 1 " 0 "
w9825g6jh publication release date: dec. 2 4 , 2013 - 22 - revision a0 7 11. o perating t iming e xample 11.1 interleaved bank read (burst length = 4, cas latency = 3) 0 1 2 3 4 5 6 7 8 9 1 0 1 1 1 2 1 3 1 4 1 5 1 6 1 7 1 8 1 9 2 0 2 1 2 2 2 3 c l k d q c k e d q m a 0 - a 9 , a 1 1 , a 1 2 a 1 0 w e c s t r c t r c t r c t r c t r a s t r p t r a s t r p t r p t r a s t r a s t r c d t r c d t r c d t r c d t a c t a c t a c t a c t r r d t r r d t r r d t r r d a c t i v e r e a d a c t i v e r e a d a c t i v e a c t i v e a c t i v e r e a d r e a d p r e c h a r g e p r e c h a r g e p r e c h a r g e r a a r b b r a c r b d r a e r a a c a w r b b c b x r a c c a y r b d c b z r a e a w 0 a w 1 a w 2 a w 3 b x 0 b x 1 b x 2 b x 3 c y 0 c y 1 c y 2 c y 3 r a s c a s b s 1 b s 0 b a n k # 0 i d l e b a n k # 1 b a n k # 2 b a n k # 3
w9825g6jh publication release date: dec. 2 4 , 2013 - 23 - revision a0 7 11.2 interleaved bank read (burst length = 4, cas latency = 3, auto - precharge) 0 1 2 3 4 5 6 7 8 9 1 0 1 1 1 2 1 3 1 4 1 5 1 6 1 7 1 8 1 9 2 0 2 1 2 2 2 3 c l k c k e d q m a 0 - a 9 , a 1 1 , a 1 2 a 1 0 b s 1 w e c a s r a s c s b s 0 t r c t r c t r c t r a s t r p t r a s t r p t r a s t r p t r c d t r c d t r c d t a c t a c t a c t a c t r r d t r r d t r r d t r r d a c t i v e r e a d a c t i v e r e a d a c t i v e a c t i v e a c t i v e r e a d r e a d t r c r a a r a c r b d r a e d q a w 0 a w 1 a w 2 a w 3 b x 0 b x 1 b x 2 b x 3 c y 0 c y 1 c y 2 c y 3 d z 0 * a p i s t h e i n t e r n a l p r e c h a r g e s t a r t t i m i n g a p * a p * r a a c a w r b b c b x r a c c a y r b d r a e c b z r b b a p * t r c d b a n k # 0 i d l e b a n k # 1 b a n k # 2 b a n k # 3
w9825g6jh publication release date: dec. 2 4 , 2013 - 24 - revision a0 7 11.3 interleaved bank read (burst length = 8, cas latency = 3) 0 1 2 3 4 5 6 7 8 9 1 0 1 1 1 2 1 3 1 4 1 5 1 6 1 7 1 8 1 9 2 0 2 1 2 2 2 3 t r c t r a s t r p t r p t r a s t r c d t r c d t r c d t r r d t r r d r a a r a a c a x r b b r b b c b y r a c r a c c a z a x 0 a x 1 a x 2 a x 3 a x 4 a x 5 a x 6 b y 0 b y 1 b y 4 b y 5 b y 6 b y 7 c z 0 c l k d q c k e d q m a 0 - a 9 , a 1 1 , a 1 2 a 1 0 b s 1 w e c a s r a s c s a c t i v e r e a d p r e c h a r g e a c t i v e r e a d p r e c h a r g e a c t i v e t a c t a c r e a d p r e c h a r g e t a c b s 0 b a n k # 0 i d l e b a n k # 1 b a n k # 2 b a n k # 3
w9825g6jh publication release date: dec. 2 4 , 2013 - 25 - revision a0 7 11.4 interleaved bank read (burst length = 8, cas latency = 3, auto - precharge) a 0 - a 9 , a 1 1 , a 1 2 0 1 2 3 4 5 6 7 8 9 1 0 1 1 1 2 1 3 1 4 1 5 1 6 1 7 1 8 1 9 2 0 2 1 2 2 2 3 t r c t r a s t r p t r a s t r c d t r c d t r c d t r r d t r r d a x 0 a x 1 a x 2 a x 3 a x 4 a x 5 a x 6 a x 7 b y 0 b y 1 b y 4 b y 5 b y 6 c z 0 r a a r a a c a x r b b r b b c b y r a c r a c c a z * a p i s t h e i n t e r n a l p r e c h a r g e s t a r t t i m i n g a c t i v e r e a d a c t i v e a c t i v e r e a d t a c t a c t a c c l k d q c k e d q m a 1 0 w e c a s r a s c s r e a d a p * a p * b s 1 b s 0 t r a s t r p b a n k # 0 i d l e b a n k # 1 b a n k # 2 b a n k # 3
w9825g6jh publication release date: dec. 2 4 , 2013 - 26 - revision a0 7 11.5 interleaved bank write (burst length = 8) 0 1 2 3 4 5 6 7 8 9 1 0 1 1 1 2 1 3 1 4 1 5 1 6 1 7 1 8 1 9 2 0 2 1 2 2 2 3 t r c t r a s t r p t r a s t r c d t r c d t r c d t r r d t r r d r a a r a a c a x r b b r b b c b y r a c r a c c a z a x 0 a x 1 b y 4 b y 5 b y 6 b y 7 c z 0 c z 1 c z 2 w r i t e p r e c h a r g e a c t i v e a c t i v e w r i t e p r e c h a r g e a c t i v e w r i t e c l k d q c k e d q m a 0 - a 9 , a 1 1 , a 1 2 a 1 0 b s 1 w e c a s r a s c s i d l e b a n k # 0 b a n k # 1 b a n k # 2 b a n k # 3 b s 0 a x 4 a x 5 a x 6 a x 7 b y 0 b y 1 b y 2 b y 3
w9825g6jh publication release date: dec. 2 4 , 2013 - 27 - revision a0 7 11.6 interleaved bank write (burst length = 8, auto - precharge) 0 1 2 3 4 5 6 7 8 9 1 0 1 1 1 2 1 3 1 4 1 5 1 6 1 7 1 8 1 9 2 0 2 1 2 2 2 3 t r c t r a s t r p t r a s t r c d t r c d t r c d t r r d t r r d r a a r a a c a x r b b r b b c b y r a b r a c a x 0 a x 1 a x 4 a x 5 a x 6 a x 7 b y 0 b y 1 b y 2 b y 3 b y 4 b y 5 b y 6 b y 7 c z 0 c z 1 c z 2 c a z * a p i s t h e i n t e r n a l p r e c h a r g e s t a r t t i m i n g c l k d q c k e d q m a 0 - a 9 , a 1 1 , a 1 2 a 1 0 b s 1 w e c a s r a s c s a c t i v e w r i t e w r i t e a c t i v e b a n k # 0 i d l e b a n k # 1 b a n k # 2 b a n k # 3 a p * a c t i v e w r i t e a p * b s 0
w9825g6jh publication release date: dec. 2 4 , 2013 - 28 - revision a0 7 11.7 page mode read (burst length = 4, cas latency = 3) 0 1 2 3 4 5 6 7 8 9 1 0 1 1 1 2 1 3 1 4 1 5 1 6 1 7 1 8 1 9 2 0 2 1 2 2 2 3 t c c d t c c d t c c d t r a s t r a s t r c d t r c d t r r d r a a r a a c a i r b b r b b c b x c a y c a m c b z a 0 a 1 a 2 a 3 b x 0 b x 1 a y 0 a y 1 a y 2 a m 0 a m 1 a m 2 b z 0 b z 1 b z 2 b z 3 * a p i s t h e i n t e r n a l p r e c h a r g e s t a r t t i m i n g c l k d q c k e d q m a 0 - a 9 , a 1 1 , a 1 2 a 1 0 b s 1 w e c a s r a s c s a c t i v e r e a d a c t i v e r e a d r e a d r e a d r e a d p r e c h a r g e t a c t a c t a c t a c t a c b a n k # 0 i d l e b a n k # 1 b a n k # 2 b a n k # 3 a p * b s 0
w9825g6jh publication release date: dec. 2 4 , 2013 - 29 - revision a0 7 11.8 page mode read / write (burst length = 8, cas latency = 3) 0 1 2 3 4 5 6 7 8 9 1 0 1 1 1 2 1 3 1 4 1 5 1 6 1 7 1 8 1 9 2 0 2 1 2 2 2 3 t r a s t r c d t w r r a a r a a c a x c a y a x 0 a x 1 a x 2 a x 3 a x 4 a x 5 a y 1 a y 0 a y 2 a y 4 a y 3 q q q q q q d d d d d c l k d q c k e d q m a 0 - a 9 , a 1 1 , a 1 2 a 1 0 b s 1 w e c a s r a s c s a c t i v e r e a d w r i t e p r e c h a r g e t a c b a n k # 0 i d l e b a n k # 1 b a n k # 2 b a n k # 3 b s 0
w9825g6jh publication release date: dec. 2 4 , 2013 - 30 - revision a0 7 11.9 auto - p recharge read (burst length = 4, cas latency = 3) 0 1 2 3 4 5 6 7 8 9 1 0 1 1 1 2 1 3 1 4 1 5 1 6 1 7 1 8 1 9 2 0 2 1 2 2 2 3 c l k d q c k e d q m a 0 - a 9 , a 1 1 , a 1 2 a 1 0 w e c a s r a s c s b s 1 t r c t r a s t r p t r a s t r c d t r c d t a c t a c a c t i v e r e a d a p * a c t i v e r e a d a p * r a a r a b r a a c a w r a b c a x a w 0 a w 1 a w 2 a w 3 * a p i s t h e i n t e r n a l p r e c h a r g e s t a r t t i m i n g b s 0 b x 0 b x 2 b x 1 b x 3 b a n k # 0 i d l e b a n k # 1 b a n k # 2 b a n k # 3
w9825g6jh publication release date: dec. 2 4 , 2013 - 31 - revision a0 7 11.10 auto - precharge write (burst length = 4) 0 1 2 3 4 5 6 7 8 9 1 0 1 1 1 2 1 3 1 4 1 5 1 6 1 7 1 8 1 9 2 0 2 1 2 2 2 3 c l k d q c k e d q m a 0 - a 9 , a 1 1 , a 1 2 a 1 0 w e c a s r a s c s b s 1 t r c t r c t r p t r a s t r p r a a t r c d t r c d r a b r a c r a a r a b c a x r a c b x 0 b x 1 b x 2 b x 3 a c t i v e a c t i v e w r i t e a p * a c t i v e w r i t e a p * * a p i s t h e i n t e r n a l p r e c h a r g e s t a r t t i m i n g b a n k # 0 i d l e b a n k # 1 b a n k # 2 b a n k # 3 t r a s b s 0 c a w a w 0 a w 1 a w 2 a w 3
w9825g6jh publication release date: dec. 2 4 , 2013 - 32 - revision a0 7 11.11 auto refresh cycle 0 1 2 3 4 5 6 7 8 9 1 0 1 1 1 2 1 3 1 4 1 5 1 6 1 7 1 8 1 9 2 0 2 1 2 2 2 3 a l l b a n k s p r e c h a g e a u t o r e f r e s h a u t o r e f r e s h ( a r b i t r a r y c y c l e ) t r c t r p t r c c l k d q c k e d q m a 0 - a 9 , a 1 1 , a 1 2 a 1 0 w e c a s r a s c s b s 0 , 1
w9825g6jh publication release date: dec. 2 4 , 2013 - 33 - revision a0 7 11.12 self refresh cycle c l k d q c k e d q m a 0 - a 9 , a 1 1 , a 1 2 a 1 0 b s 0 , 1 w e c a s r a s c s t c k s t s b t c k s a l l b a n k s p r e c h a r g e s e l f r e f r e s h e n t r y a r b i t r a r y c y c l e t r p s e l f r e f r e s h c y c l e t x s r n o o p e r a t i o n / c o m m a n d i n h i b i t s e l f r e f r e s h e x i t
w9825g6jh publication release date: dec. 2 4 , 2013 - 34 - revision a0 7 11.13 burst read and single write (burst length = 4, cas latency = 3) 0 1 2 3 4 5 6 7 8 9 1 0 1 1 1 2 1 3 1 4 1 5 1 6 1 7 1 8 1 9 2 0 2 1 2 2 2 3 c l k c s r a s c a s w e b s 1 b s 0 a 1 0 a 0 - a 9 , a 1 1 , a 1 2 d q m c k e d q t r c d r b a r b a c b v c b w c b x c b y c b z a v 0 a v 1 a v 2 a v 3 a w 0 a x 0 a y 0 a z 0 a z 1 a z 2 a z 3 q q q q d d d q q q q t a c t a c r e a d r e a d s i n g l e w r i t e a c t i v e b a n k # 0 i d l e b a n k # 1 b a n k # 2 b a n k # 3
w9825g6jh publication release date: dec. 2 4 , 2013 - 35 - revision a0 7 11.14 power down mode 0 1 2 3 4 5 6 7 8 9 1 0 1 1 1 2 1 3 1 4 1 5 1 6 1 7 1 8 1 9 2 0 2 1 2 2 2 3 r a a c a a r a a c a x r a a a x 0 a x 1 a x 2 a x 3 t s b t c k s t c k s t c k s t s b t c k s a c t i v e s t a n d b y p o w e r d o w n m o d e p r e c h a r g e s t a n d b y p o w e r d o w n m o d e a c t i v e n o p p r e c h a r g e n o p a c t i v e n o t e : t h e p o w e r d o w n m o d e i s e n t e r e d b y a s s e r t i n g c k e " l o w " . a l l i n p u t / o u t p u t b u f f e r s ( e x c e p t c k e b u f f e r s ) a r e t u r n e d o f f i n t h e p o w e r d o w n m o d e . w h e n c k e g o e s h i g h , c o m m a n d i n p u t m u s t b e n o o p e r a t i o n a t n e x t c l k r i s i n g e d g e . v i o l a t i n g r e f r e s h r e q u i r e m e n t s d u r i n g p o w e r - d o w n m a y r e s u l t i n a l o s s o f d a t a . c l k d q c k e d q m a 0 - a 9 , a 1 1 , a 1 2 a 1 0 b s w e c a s r a s c s r e a d r a a
w9825g6jh publication release date: dec. 2 4 , 2013 - 36 - revision a0 7 11.15 auto - precharge timing (read cycle) read ap 0 11 10 9 8 7 6 5 4 3 2 1 q0 q0 read ap act q1 read ap act q1 q2 ap act read act q0 q3 (1) cas latency=2 read act ap when the auto precharge command is asserted, the period f rom bank activ ate command to the start of internal precgarging must be at least t ras (min). represents the read with auto precharge command. represents the start of internal precharging. represents the bank activ ate command. note: t rp t rp t rp ( a ) burst length = 1 command ( b ) burst length = 2 command ( c ) burst length = 4 command ( d ) burst length = 8 command dq dq dq dq q0 q1 q2 q3 q4 q5 q6 q7 t rp q0 read ap act q0 read ap act q1 q0 read ap act q1 q2 q3 read ap act q0 q1 q2 q3 q4 q5 q6 q7 (2) cas latency=3 t rp t rp t rp t rp ( a ) burst length = 1 command ( b ) burst length = 2 command ( c ) burst length = 4 command ( d ) burst length = 8 command dq dq dq dq
w9825g6jh publication release date: dec. 2 4 , 2013 - 37 - revision a0 7 11.16 auto - precharge timing (write cycle) act 0 1 3 2 (1) cas latency = 2 (a) burst length = 1 dq 4 5 7 6 8 9 11 10 write d0 act ap command (b) burst length = 2 dq write d0 act ap command trp trp d1 (c) burst length = 4 dq write d0 act ap command trp d1 (d) burst length = 8 dq write d0 act ap command trp d1 d2 d3 d2 d3 d4 d5 d6 d7 (2) cas latency = 3 (a) burst length = 1 dq write d0 act ap command (b) burst length = 2 dq write d0 act ap command trp trp d1 (c) burst length = 4 dq write d0 act ap command trp d1 (d) burst length = 8 dq write d0 ap command trp d1 d2 d3 d2 d3 d4 d5 d6 d7 twr twr twr twr twr twr twr twr 12 act represents the write with auto precharge command. represents the start of internal precharing. represents the bank active command. write ap act act when the /auto precharge command is asserted,the period from bank activate command to the start of intermal precgarging must be at least tras (min). note ) clk
w9825g6jh publication release date: dec. 2 4 , 2013 - 38 - revision a0 7 11.17 timing chart of read to write cycle 11.18 timing chart of write to read cycle note: the output data must be masked by dqm to avoid i/o conflict. read write 11 10 9 8 7 6 5 4 3 2 1 read read read write write d0 d1 d2 d3 write dq dq ( a ) command 0 dq dq dqm ( b ) command dqm ( b ) command dqm dqm d0 d1 d2 d3 d0 d1 d2 d3 d0 d1 d2 d3 (1) cas latency=2 ( a ) command (2) cas latency=3 in the case of burst length = 4 read write 0 11 10 9 8 7 6 5 4 3 2 1 q0 read q1 q2 q3 read read write write q0 q1 q2 q3 write q0 q1 q2 q3 d0 d1 dq dq ( a ) command dq dq dqm ( b ) command dqm ( a ) command ( b ) command dqm dqm in the case of burst length=4 (1) cas latency=2 (2) cas latency=3 d0 d0 d1 q0 q1 q2 q3 d0
w9825g6jh publication release date: dec. 2 4 , 2013 - 39 - revision a0 7 11.19 timing chart of burst stop cycle (burst stop command) 11.20 timing chart of burst stop cycle (precharge command) read bst 0 11 10 9 8 7 6 5 4 3 2 1 dq q0 q1 q2 q3 bst ( a ) cas latency =2 c omma nd ( b )cas latency = 3 (1) read cycle q4 (2) write cycle c omma nd read c omma nd q0 q1 q2 q3 q4 q0 q1 q2 q3 q4 dq dq write bst note: represents the burst stop command bst 0 1 11 10 9 8 7 6 5 4 3 2 ( 1 ) read cycle ( a ) cas latency = 2 command q 0 q 1 q 2 q 3 q 4 prcg read ( b ) cas latency = 3 command q 0 q 1 q 2 q 3 q 4 prcg read dq dq ( 2 ) write cycle command q 0 q 1 q 2 q 3 q 4 prcg write dq dqm twr
w9825g6jh publication release date: dec. 2 4 , 2013 - 40 - revision a0 7 11.21 cke/dqm input timing (write cycle) 7 6 5 4 3 2 1 cke mask ( 1 ) d1 d6 d5 d3 d2 clk cycle no. external internal cke dqm dq 7 6 5 4 3 2 1 ( 2 ) d1 d6 d5 d3 d2 clk cycle no. external internal cke dqm dq 7 6 5 4 3 2 1 ( 3 ) d1 d6 d5 d4 d3 d2 clk cycle no. external cke dqm dq dqm mask dqm mask cke mask cke mask internal clk clk clk
w9825g6jh publication release date: dec. 2 4 , 2013 - 41 - revision a0 7 11.22 cke/dqm input timing (read cycle) 7 6 5 4 3 2 1 ( 1 ) q1 q6 q4 q3 q2 clk cycle no. external internal cke dqm dq open open 7 6 5 4 3 2 1 q1 q6 q3 q2 clk cycle no. external internal cke dqm dq open ( 2 ) 7 6 5 4 3 2 1 q1 q6 q2 clk cycle no. external internal cke dqm dq q5 q4 ( 3 ) q4 clk clk clk q3
w9825g6jh publication release date: dec. 2 4 , 2013 - 42 - revision a0 7 12. p ackage s pecification package outline 54l tsop (ii) - 400 mil c o n t r o l l i n g d i m e n s i o n : m i l l i m e t e r s r 1 0 . 0 0 2 0 . 0 1 2 m a x . m i n . n o m . a 2 b a a 1 0 . 3 0 1 . 0 0 0 . 0 5 0 . 4 5 1 . 2 0 0 . 1 5 s y m b o l d i m e n s i o n ( m m ) m a x . m i n . n o m . e 0 . 8 0 b a s i c 0 . 0 1 6 l 0 . 4 0 0 . 5 0 0 . 6 0 0 . 0 2 0 0 . 0 2 4 0 . 4 5 5 e 1 1 . 5 6 1 1 . 7 6 1 1 . 9 6 0 . 4 6 3 0 . 4 7 1 0 . 8 7 0 d 2 2 . 2 2 2 2 . 0 9 2 2 . 3 5 0 . 8 7 5 0 . 8 8 0 0 . 0 3 9 0 . 0 1 8 0 . 0 4 7 0 . 0 0 6 d i m e n s i o n ( i n c h ) l 1 0 . 8 0 b a s i c c 0 . 3 9 5 1 0 . 1 6 1 0 . 0 3 1 0 . 2 9 0 . 4 0 0 0 . 4 0 5 h 1 r 0 . 2 5 0 . 0 1 0 s e a t i n g p l a n e d a 2 a 1 a z d y e 1 e b 1 2 7 5 4 2 8 l r a d . r 1 l 1 e 0 . 9 5 1 . 0 5 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 0 . 1 2 0 . 2 1 - - - 0 . 0 3 7 0 . 0 4 1 - - - 0 . 0 0 5 0 . 0 0 8 - - - 1 c r a d . r d e t a i l a d e t a i l a y 0 . 0 0 4 z d 0 . 7 1 r e f 1 0 . 1 0 - - - - - - - - - - - - 0 . 1 2 0 . 1 2 - - - 0 1 0 - - - 1 5 2 0 8 1 0 1 5 2 0 - - - 0 8 0 . 0 3 1 b a s i c 0 . 0 3 1 b a s i c 0 . 0 2 8 r e f 0 . 0 0 5 0 . 0 0 5 - - -
w9825g6jh publication release date: dec. 2 4 , 2013 - 43 - revision a0 7 13. revision history version date page description a01 jun. 15 , 2010 all initial f ormally data shee t a0 2 oct. 25 , 2010 15 revise unit of t rp ac parameter from t ck to ns a03 jul. 0 8 , 2011 3, 13~15 added - 6l and 75l two speed grades part s a04 nov. 29 , 2011 3, 4, 13~15 added - 6a a utomotive grade part s a05 may 30, 2013 3, 4, 13~15 added - 6 k a utomotive grade part s a06 jun. 25, 2013 31 revise section 11.11 auto refresh cycle timing waveform diagram a07 dec. 2 4 , 2013 3, 4, 14~16 added - 5i industrial grade part s important notice winbond products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. further more, winbond products are not intended for applications wherein failu re of winbond products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur. winbond customers using or selling these products for use in such applications do so at their own risk and agr ee to fully indemnify winbond for any damages resulting from such improper use or sales.

▲Up To Search▲

Price & Availability of W9825G6JH-5

	To Download W9825G6JH-5 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .